



OrCAD Capture Workbook (Ver 10.xx)

EDA Dept. CADENCE Team. Technical Support www.elecsemi.com

# orcad

a Cadence product family

### 1.Capture

#### Capture

1

OrCAD Capture program (Schematic) 3 Netlist file • OrCAD Capture program 가 Netlist 5 Auto CAD, Genertic CAD DXF Netlist , EDIF, VHDL, Verilog HDL Netlist ۰. Pspice Library 44,000 library (Auto Junction), Macro 가 . Wire, Bus Logo File Toolbar **Tool Palette** 3) 3 database 5 Windows 3) On-line Help Interactive Tutorial , Excel, Lotus





## Capture for window

<ul> <li>.opj ( OrCAD Project file) – Design file</li> </ul>	Pro	grame	link	file.
.dsn (OrCAD Design file) –		Des	sign file.	
<ul> <li>.olb (OrCAD Library file) –</li> </ul>			file.	
.upd (Property Update file) –				
	file.			
.swp (back annotate file) - layout			capture	
file.				
<ul> <li>.drc (Design rule check report file) –</li> </ul>	rule	:	가	file.
.bom (Bill of material file) –		file.		
<ul> <li>.xrf (Cross Reference part report file) –</li> </ul>			part	
file.				
<ul> <li>.mnl (Netlist file) –</li> </ul>	Fo	otpriont		file.



## (hot) Key

5

: Hot Key
Zoom in : I
Zoom Center : C
Copy : Ctrl + C
Paste : Ctrl + V
Find : Ctrl + F
Repeat : F4
Any angle Wire : Shift + mouse
Rotate : R
Mirror Horizontally : H
Mirror Vertically : V
Only Move Part : Alt + Mouse
Redraw (Refresh) : F5
Select Copy : Ctrl + Mouse





# orcad

#### a Cadence product family

## Net Alias

































## **OrCAD** Capture for Windows

1. Capture

(3 Window

orcad

a Cadence product family



		orcad
	Project manager window	a cadence product failing
	Design file open	Library (Design cache), (Bill of
	<ul> <li>Schematic Page Editor Window</li> </ul>	
	Schematic (Schematic F . Parts() Syr	, manager (Project manager Window) Page Editor Window) nbols Part editor Windows .
	Session Log Window	
10	U2) Annotate(Update Part Rules Check) (DRC : D	Reference) (U1, esign Rules Check) , Netlist







# orcad

a Cadence product family

# Tool palette bar

Select : 

×

₽

<u>N1</u>

. Į©`H

-«c

- Place part :
- Place wire :
- Place net alias :
- Place bus : Multi
- Place junction :
- Place bus entry : wire
- Place power :
- Place ground :
- Place hierarchical block :
- Place [hierarchical] port :
- Place [hierarchical] pin :
- Place off-page connector :
- Place no connect : pin
- Place line :
- Place polyline :
- Place rectangle :
- Place ellipse :
- Place arc :

Place part 🔹



23

(hot key ; P)

Place part place part Part

Add Library...

Part Search Wild card
 Extension Character
 (EX; \*LS00, NE5\*, MOC\*21, ...)
 Question Character
 (EX: SHC201, TL2544M, 2LP161)

(EX;SHC?01,TL?544M,?LP161, ZSR800/S?,…)

# orcad

•

ъ.

•

a Cadence product family

•























# Place Hierachical block

|--|

•

Place Hierarchical Block	×	Reference : Pa	art Reference
Reference: Primitive O No O Yes	OK Cancel	Reference Na	ame
⊙ D <u>e</u> fault	<u>U</u> ser Properties <u>H</u> elp		on type : Block
Implementation Implementation <u>Type</u> Schematic View		S VHDL	chematic view , VHDL
Implementation na <u>m</u> e:		Implementation Block	on name : schematic
	<u>B</u> rowse	name	
Path and filename : imple	ementation type sche	matic view	

source



۰.











1. Reference name

2. Block type

3. Implementation name Block

•,

implementation name


LIDIX 87 - (SCHEMATICI : PAGEI) 📚 Design1.op \_IOI× PC8 🗀 File 🤼 Hierarchy 🖃 🚞 Design Resources B 🔛 , Wdesign1,dsn B 🕰 SCHEMATIC1 at 22 PAGE1 🕀 🗂 asd 22 aŭ. 🖅 🛅 Design Cache E-CLibrary 221 a2 🗖 C Referenced Projects and and Ľ -8 🖪 2 – Casd I PAG 에 있었 지 않 14 F.

a Cadence product family

4. block block descend hierarchy • 5.

•

Page name













a Cadence product family

## Annotate (Up Date Reference

42

Annotate       X         Scope       OK         • Update entire design       OK         • Update gelection       Cancel         Action       Help         • Incremental reference update       Help         • Unconditional reference update       • Help         • OK       Cancel         • Action       Help         • Incremental reference update       • Help         • OK       Cancel         • Unconditional reference update       • Help         • Mode       • Delete Intersheet References         • Delete Intersheet References       • Update Occurrences         • Update Instances (Preferred)       • Physical Packaging         • Physical Packaging       • Gombined property string:         [{Value}{Source Package}       • Do not change the page number	• C2	R1, R2 Part Referen	U1, U2, C1, nce Name
---	---------	------------------------	----------------------------

)



 Reference Name
 Annotating,
 Update

 Part Reference
 Option menu
 Preference

 Miscellaneous
 'Auto Reference'
 Copy

 ,
 ,
 Keference

Edit property Annotate

Reset (U?, R?...)

•





				>	$\leq$			
w Column, Apply Dis	splay Dele	te Property   I	Ritter Curre	nt properfies >		INCENTED	d-미모장 [집(E) 서식((	)) 도용말(H)
SCHEMATIC1 : PAGE1 : BT2	BT2	6V	sotprint Price Po	wer Pins Visible		"{Value}		"PCB Footprint"
SCHEMATIC1 : PAGE1 : D1	D1	LED			D	···6V···		"BATTERY"
SCHEMATIC1 : PAGE1 : 02	D2	LED		-	D	"LED"		"LED"
SCHEMATIC1 : PAGE1 : 03	D3	LED	- 6/2		DI	"398"		"AX/_488X_188/_831"
SCHEMATIC1 : PAGE1 : D4	D4	LED			0	"4.7k"		"AX/.488X.188/.831"
SCHEMATIC1 : PAGE1 : D5	D6	1N400			DI	"SW PUSH	BUTTON"	"SWITCH1"
SCHEMATIC1 : PAGE1 : R1	RI	390	- 62		DI	"SW SPDT		"SWITCH8"
SCHEMATIC1 : PAGE1 : R2	R2	390			DI	"74LS00"		"DIP.100/14/W.300/L./25"
SCHEMATIC1 : PAGE1 : R3	R3	390	- 6/2		DI	"74LS86"		"DIP.100/14/W.300/L.725"
SCHEMATIC1 : PAGE1 : R4	R4	390			DI	"74LS83"		"DIP.100/14/W.300/L.800"
SCHEMATIC1 : PAGE1 : RS	R5	4.7K		E	DI			
SCHEMATIC1 : PAGE1 : R6	R6	4.7K	- 6/2	Г	DI	×1		
SCHEMATIC1 : PAGE1 : S1	S1	SWPU	- 66	<b></b>	DI			
SCHEMATIC1 : PAGE1 : S2	52	SWPU		Г	0			
NParts 🖌 Schematic Ne	ts ,{Pins,{				▶ <i>li</i>			
DD filo		()	(aula)				targot	
		l	valuej				laryet	
CD Footprint	Nom	~						
	- INA(II)	е						



.

\*.UPD file

### (Tools $\rightarrow$ Update Properties)

Update Properties         Scope       Mode            • Process entire design         • Update Instances (Preferred)         • Update Occurrences	OK Cancel	Update フト
Action   Update parts  Update nets  Update nets  Use case insensitive compares  Convert the update property to uppercase  Unconditionally update the property (normally only updated if empty)  Do not change updated properties visibility  Make the updated property visible  Make the updated property invisible  Create a report file	update	
<u>R</u> eport File; .₩sch1,RPT <u>B</u> rowse,	•	
Pr <u>o</u> perty Update File: D:₩test₩demo1₩SCH1a.upd		
	Update	



### 2. Property Editor(

ew Calumn Apply   1	Display	Delete Proper	ty Filter	< Curren	Libraries		THE R .	
	Name	Part Reference F	CB Feotprint	Power Pin	SHEET23			
E SCHEMATIC1 : PAGE1 : BT	3 100131	812		- Г	BCON100T			ιμ
H SCHEMATIC1 : PAGE1 : D1	.1178-86	Di		Г	BGA			
+ SCHEMATIC1 : PAGE1 : DZ	80100	D0	LED	E	CLCC		-	
SCHEMATIC1 : PAGE1 : 03	A70111	DO	LED	Г				
- SCHEMATIC1 : PAGE1 : D4	800112	D4	LED	Г	Add	Remove		
A SCHEMATIC1 : PAGE1 : 05	AN0132	D5 0	0A2(1).400X.08	Г	Footprints			
a SCHEMATIC1 : PAGE1 : RE	. 300115	PE J	AX/ 400X 100Y	Г	SWITCH8			1
SCHEMATIC1 : PAGE1 : R2	A23100	R2 /	AX/.400X.100/	Г	MTHOLE1			
BCHEMATIC1 : PAGE1 : RD	1. 103110	R3 /	4X/400X.100/	Г	MTHOLE2			
SCHEMATIC1 : PAGE1 : RA	4 323114	R4 J	4X/.400X.100/	Г	MTHOLE3 SIGEN TED			
SCHEMATIC1   PAGE1   RS	100129	R5 /	4X/.400X.100/.	Г	SWITCHI		(2)	
SCHEMATIC1 : PAGE1 : RE	100125	RS	AX/ 400X 100/.	Г	SWITCH2			
E SCHEMATIC1 : PAGE1 : S1	300006	S1	SHITCH	Г	SWITCHA			
SCHEMATIC1 : PAGE1 : SZ	100001	52	SMICH	Г	SWITCHS		(3)	
SCHEMATIC1 : PAGE1 : 53	100003	53	SMICH	Г	SWITCHE			1
SCHEMATIC1 : PAGE1 : SA	300100	54	SWITCHE	Г	SWITCHB			
+ SCHEMATIC1 : PAGE1 : 55	A00008	25	SMICH	Г	SWITCH9			0
a SCHEMATIC1 : PAGE1 : UN	000008	UNC 0	OF 100/144Y3	Г	SWITCHNROTWSP			Η.
SCHEMATIC1 : PAGE1 : UN	A70007	UND 0	OF 100/144Y3	Г	TESTCOUP			
a SCHEMATIC1 : PAGE1 : UN	A70013	URD 0	OP.100/14/W.3	Г	TESTCOUPF			
SCHEMATIC1 : PAGE1 : US	A20023	UIA G	P.100/144Y3	Г	IIb		- NULT TO C	
SCHEMATIC1 : PAGE1 : UZ	17591	U2A (	P.100/144V/3	E	Canada Maria	Engladet		
SCHEMATIC1   PAGE1   UZ	80075	U29 0	0P.100/144/V.3	Г	Citate New	1 onthrough		
SCHEMATIC1   PAGE1   UZ	117994	USC 0	0P100/14/W3	Г	Save	Save As		
Parts & Schematic N	Nets AF	Pins A 1		- strange	Delete F	ootprint		

Layout Tools  $\rightarrow$  Library Manager



٠

## 3. Layout

49

		outprint for 1400				
Link Footprint to Component		Libraries Local METRIC Ex. gui	Add			
AutoECO cannot find a footprint for component U1 from part name 7400.		Footprints	Remove	••••		••••
Please choose one of the options below: Link existing footprint to component	-	DIP.100/24/W.300/L1.250 BLKCON.100//H/TM1SQ/W.100/2 BLKCON.100//H/TM20E/W.200/10 BLKCON.100//H/TM20E/W.200/20	-	<b>*••</b> •		••••
Create or modify footprint library Defer remaining edits until completion		BLKCON.100/YH/TM20E/W.200/26 BLKCON.100/YH/TM20E/W.200/40 BLKCON.156/YH/TM1SQS/W.312/6 DINC/MIN_SM/6/A DIP=0/24/W.300/L1.250				
<u>Q</u> K <u>H</u> elp <u>C</u> ancel		JUMPER200 JUMPER200 OSC8\4P PLCC44	-	Ok	Help	Cancel

Library Library viewer

.

Footprint

.

a Cadence product family

## **Design Rule Check**

Scope Check entire design	Mode C Use occurrences	
C Check selection	<ul> <li>Use instances (Preferred)</li> </ul>	
Action		
Check design rules		
<ul> <li>Delete existing DRC markers</li> </ul>		
leport		
Create DRC markers for warnings	1	
Check hierarchical gort connection	ns 🔽 Check unconnected nets	
Check off-page connector connector	ctions 🔲 Check SDT compatibility	
Report identical part references	Report off-grid objects	
Beport invalid packaging	Report all net names	
Report hierarchical ports and off-	page connectors	
Report <u>F</u> ile: ┌── <u>V</u> iew Output		
D:WAKKIMWSAMPLEWSAMPLE2_9	DWSCH1-1WSCH1-1,D Browse,	

Error Check , Electronic CAD

## <u>orcad</u>

a Cadence product family

## **ERC** matric



a Cadence product family

## **Create Netlist**



a Cadence product family

• netlist format

가

\*.MNL

EDIF 2 0 0   PSpice   SPICE   VHDL   Ve	enilog   Layout   INF Other   PCB Footprint	Create Netlist format netlist	
{Value}	{PCB Footprint}	Layout	netlist
Formatters: Options			
allegro, dli		30 가	netlist for
accel,dl algorex,dl			
afteraad, di applbrav, di applicap, di cadnetix, di calaetix, di		Netlist for	rmat
Version: 9.00 Jun 9 2000			
D:WTESTWDESIGN1.NET	Browse		
Netlist File 2: 🔳 View Output			
D:WTESTWDESIGN1,CMP	Browse,		
	확인 취소 도움말	1	
		-	
EDIE - Electric Data	Interface Format		
Spice - Simulation P	rogram with Intergrated Circ	uit Emphasis	
VHDI - Verv high sp	eed Hardware Description L	anduade	
Veriloa - Veriloa-Har	rdware Description Languag	A	
Other - Mentor(ment	or dll) Cadstar(racalred dll	v rinf dll) Pads(nad2k d	II nadsnch dll)
Dead/pead dll	) Dratal/aratal? dll)	minally, i aus pauzka	m, pauspes.un),
rcau(pcau.uii	, רוטנפו(µוטנפוצ.עוו),		



## (Option)

Preference -

7.

(Color, Print, Grid, Zoom factor, Auto Reference, Box fill Style ...)

- Design template -
- Schematic Page Properties -

(Schematic Size, Grid Reference)

## Preference

## **Color/print**

55



orcad

a Cadence product family

a Cadence product family

#### Grid display



a Cadence product family

#### Pan and zoom

Preferences	×
Colors/Print Grid Display Pan and Zoom	Select   Miscellaneous   Text Editor
Schematic Page Editor	Part and Symbol Editor
Zoom Factor: 2	Zoom Eactor: 2
Auto Scroll Percent: 5	Auto Scroll Percent: 5
	확인 취소 도움말

drag

a Cadence product family

#### Select



a Cadence product family

#### Miscellaneous

fill( ) style Session log font Text Rendering - Text Auto Recovery -

Preferences	×
Colors/Print   Grid Display   Pan and Zoom   S	Gelect Miscellaneous Text Editor
Schematic Page Editor         Eill Style:       None         Line Style and Width: <ul> <li>Color:</li> <li>Default</li> <li>Part and Symbol Editor</li> <li>Fill Style:</li> <li>None</li> <li>Line Style and Width:</li> </ul>	Text Rendering <u>Render True Type fonts with strokes</u> Fill text Auto Recovery <u>Denable Auto Recovery</u> <u>Update every 15</u> minutes Auto Reference
Session Log Fo <u>n</u> t: Arial 11	Intertool Communication
	<u> 확인</u> <u>취소</u> 노움말



59

**Reference name** 

Intertool Communication – Layout

cross probing



#### **Text Editor**

 확인 취소 도움말

60



## Schematic page properties Page size

Sche	matic Page Prop	erties					×
(Pa	ge Size   Grid Re	eference   Mi	scellaneous				
	Units						
	⊙ <u>I</u> nches	⊖ <u>M</u> ill	imeters				
N	lew Page Size	Width	Height				Un
	• <u>A</u>	9,700	7,200	inches			
	<u>О В</u>	15,200	9,700	inches			
	о <u>с</u>	20, 200	15,200	inches			
	○ <u>D</u>	32,200	20, 200	inches			
	ΟE	42,200	32,200	inches			
	⊂ C <u>u</u> stom	9,700	7,200	inches			
	Pin-to-Pin Spa	cing:	0, 100	inches			
				확인	취소	도움말	

Jnit Page size



٠

#### **Grid Reference**

Sche	ematic Page Properties	×	Grid reference
Pa	ige Size [Grid Keterence] Miscellan	eous	
Г	Horizontal	Vertical	
	C <u>o</u> unt: 5	Cou <u>n</u> t: 4	
	C Alp <u>h</u> abetic C <u>A</u> scending	Alphabetic C Ascending	
	⊙ Numeric  ⊙ Descending	⊙ Nu <u>m</u> eric ⊙ Des <u>c</u> ending	
	Width: 0,1 inches	Width: 0.1 inches	
	Border Visible	Grid Reference Visible	
	☑ <u>D</u> isplayed ☑ Printed	I Displayed I Printed	Boarder title
Г	Title Block Visible		block
	🔽 Disp <u>l</u> ayed 🔽 P <u>r</u> inted	ANSI grid references	DIUCK
			, print
_			
		<u>확인</u> 취소 노움말	■ Width 0(zero)
			Grid
			referenceフト
			· · · · · · · · · ·



.

#### Miscellaneous

Schematic Page Properties		×
Page Size   Grid Referen	ce (Miscellaneous)	
Creation Time: Modification Time: Page Number:	Sun May 23 00:03:17 1999 Fri Mar 16 11:10:35 2001 1	
	확인 취소 도	움말



.

# Design TemplateFontsPage

setting

Design Template			×
Fonts Title Block   Page Siz	ze   Grid Reference   Hierar	chy   SDT Compatibility	1
Arial 7	Alias	Arial 7	Pin Na <u>m</u> e
Arial 7	<u>B</u> ookmark	Arial 7	P <u>i</u> n Number
Arial 7	Bor <u>d</u> er Text	Arial 7	Po <u>r</u> t
Arial 7	Hierar <u>c</u> hical Block	Arial 7	Po <u>w</u> er Text
Arial 7	<u>N</u> et Name	Arial 7	Property
Arial 7	Off-Page Connector	Courier New 7	T <u>e</u> xt
Arial 7	<u>P</u> art Reference	Arial 7	Title Block Text
Arial 7	Part <u>V</u> alue		
		확인	취소 도움말
<ul> <li>Schematic</li> </ul>		text type	text font

64



.

#### Title Block

65

esign Template		×
Fonts (Title Block) Page S	ize   Grid Reference   Hierarchy   SDT Compatibility	
- Text		
<u>T</u> itle:		
Organization Name:		
Organization Address <u>1</u> :		
Organization Address <u>2</u> :		
Organization Address <u>3</u> :		
Organization Address <u>4</u> :		
Document Number:		
<u>R</u> evision:	CAGE Code:	
Symbol		
<u>L</u> ibrary Name:		
Title <u>B</u> lock Name:	TitleBlock0	
	확인 취소 도움말	
Page	title block	

Title block



## Page size

Design Template						×
Fonts   Title Block	Page Size	Grid Reference	e   Hierarchy	SDT Compat	tibility	
Units • Inches	⊙ <u>M</u> illi	meters				
New Page Size	Width	Height				
ΘA	9,700	7,200	inches			
<u>с в</u>	15,200	9,700	inches			
<u>о с</u>	20,200	15,200	inches			
ΟD	32,200	20,200	inches			
ΟE	42,200	32,200	inches			
○ C <u>u</u> stom	9,700	7,200	inches			
Pin-to-Pin Spac	cing:	0, 1	inches			
				확인	취소	도움말
Page Page size .						

a Cadence product family

#### **Grid Reference**

esign Template	<u>×</u>
Fonts   Title Block   Page Size   Grid Hef	erence Hierarchy SDT Compatibility
Horizontal	Vertical
Count: 5	Cou <u>n</u> t: 4
C Alp <u>h</u> abetic C <u>A</u> scending	Alphabetic C Ascending
⊙ Numeric ⊙ Descending	○ Numeric
Width: 0,1 inches	Width: 0.1 inches
Border Visible	Grid Reference Visible
🔽 <u>D</u> isplayed 🔽 <u>P</u> rinted	III Displa⊻ed III Pr <u>i</u> nted
Title Block Visible	
🔽 Disp <u>l</u> ayed 🔽 P <u>r</u> inted	ANSI grid references
L	
	확인 취소 도움말
	Crid roforonco
гаус (	



## Hierarchy

Design Template		×
Fonts   Title Block   Page	Size Grid Reference Hierarchy SDT Compatibility	
Hierarchical Blocks	Parts	
○ Primitive	Primitive	
Nonprimitive	○ Nonprimitive	
	화이 최소 도운만	



#### SDT compatibility

Fonts       Title Block       Page Size       Grid Reference       Hierarchy       SDT Compatibility         Property to Part Field Mapping	sign Template				I
Property to Part Field Mapping         Part Field 1:       IST PART FIELD         Part Field 2:       2ND PART FIELD         Part Field 3:       3RD PART FIELD         Part Field 4:       4TH PART FIELD         Part Field 5:       5TH PART FIELD         Part Field 5:       5TH PART FIELD         Part Field 6:       6TH PART FIELD         Part Field 7:       7TH PART FIELD         Part Field 8:       PCB Footprint	Fonts   Title Bloc	k   Page Size   Grid Reference   Hi	erarchy SDT Compa	ibility	
Part Field 1:       [IST PART FIELD         Part Field 2:       [2ND PART FIELD         Part Field 3:       [3RD PART FIELD         Part Field 4:       [4TH PART FIELD         Part Field 5:       [5TH PART FIELD         Part Field 6:       [6TH PART FIELD         Part Field 7:       [7TH PART FIELD         Part Field 8:       [PCB Footprint	Property to Pa	rt Field Mapping			
Part Field 2:       2ND PART FIELD         Part Field 3:       3RD PART FIELD         Part Field 4:       4TH PART FIELD         Part Field 5:       5TH PART FIELD         Part Field 6:       6TH PART FIELD         Part Field 7:       7TH PART FIELD         Part Field 8:       PCB Footprint	Part Field <u>1</u> :	1ST PART FIELD			
Part Field 3:       3RD PART FIELD         Part Field 4:       4TH PART FIELD         Part Field 5:       5TH PART FIELD         Part Field 6:       6TH PART FIELD         Part Field 7:       7TH PART FIELD         Part Field 8:       PCB Footprint         확인       취소       도움말	Part Field <u>2</u> :	2ND PART FIELD			
Part Field 4:       4TH PART FIELD         Part Field 5:       5TH PART FIELD         Part Field 6:       6TH PART FIELD         Part Field 7:       7TH PART FIELD         Part Field 8:       PCB Footprint         \$\$2       \$\$4\$         \$\$2       \$\$4\$         \$\$2       \$\$4\$	Part Field <u>3</u> :	3RD PART FIELD			
Part Field 5:       [5TH PART FIELD         Part Field 6:       [6TH PART FIELD         Part Field 7:       [7TH PART FIELD         Part Field 8:       [PCB Footprint         Set Field 8:       [State State St	Part Field <u>4</u> :	4TH PART FIELD			
Part Field 6:       6TH PART FIELD         Part Field 7:       7TH PART FIELD         Part Field 8:       PCB Footprint         State       第인         최소       도움말	Part Field <u>5</u> :	5TH PART FIELD			
Part Field <u>?</u> : [7TH PART FIELD Part Field <u>8</u> : [PCB Footprint	Part Field <u>6</u> :	6TH PART FIELD			
Part Field 8: PCB Footprint 확인 취소 도움말	Part Field <u>7</u> :	7TH PART FIELD			
확인 취소 도움말	Part Field <u>8</u> :	PCB Footprint			
확인 취소 도움말	1				
확인 취소 도움말					
확인 취소 도움말					
			확인		도움말

Capture Dos

Dos Window conversion

Window table matching





#### Part Library Design

New part library , Program Library

📷 LIBRARY1 - 🗆 × PCB 🗅 File 🔩 Hierarchy 🛅 Design Resources 📥 🛅 Library C:\Wy Documents\UBRARY1,OLB 🛄 🛅 Library Ci New Part Outputs New Symbol 🛅 Referenced Projects Library Properties Save Save As...

FileNewLibraryLibraryFileOpenNew Library.

Project manager "Library1.olb" 기 기 기 기 기 Part , design menu pop up menu new part new symbol new part .


orcad a Cadence product family **Create Convert View :** menu bar -View -convert • Multiple Part Package : Gate7 Package type Library Part per Package , Gate Library Homogeneous, Heterogeneous parts per package가 4, , 74LS00 Not gate 74LS00 6 •

•

[OK]



•

ĸ

重 ~

•

## a Cadence product family

ъ.



New part design Tool Palette Library ( Pin Pin

가





## orcad

a Cadence product family

## Place Pin Array

Place Pin . Starting Starting <u>Number</u>	Array   N <u>a</u> me:   N <u>u</u> mber:   r of	<u>S</u> hape:  Line <u>Typ</u> e:  Passive	▼ OK Cance		A	ırray	,	, Tool palette	Place Pin
 Increme 1 Pin S <u>p</u> a 1	ent: acing:	💌 Pins <u>V</u> h	sible						
	Start Start Num Incre	ing Name : ing Numbe ber of : ment :	Place Pin r : Number	Array name	1	2,2	3	<b>기</b>	• •
77	Pin S	pacing :						Pin Spacing	



a Cadence product family

Place	Pin Array				X
Sta AC Sta 9	arting N <u>a</u> me: D1 arting N <u>u</u> mber:	<u>S</u> hape:  Line  Type:  Passive	•	OK Cancel Heln	
<u>Nu</u> 7 <u>I</u> nc 1 Pir 1	imber of crement: n S <u>p</u> acing:				
78	IC Pac	kage	가 가	가 · 7ŀ	





•

orcad

a Cadence product family





79

## orcad

a Cadence product family



80









```
# Port Type #
```

- 1 > Net Alias (One Sheet)
- 2 > Off Page Connector (One + Flat)
- 3 > Hierarchical(Generic, Module) Port (One + Flat + Hierarchical)

```
# Net List Error #
< Netlist #1> Pin Name Error (Capture to Layout)
Number
```

82



